Multiarchitecture Programming for Accelerated Compute Freedom of Choice for Hardware

oneAPI Industry Initiative & Intel® oneAPI Tools

蔺杰 (Auber Lin)

SATG/DSE/DTCE/APCAP/PRC Customer Engineering Team Nov. 2023

- oneAPI Goal
- Intel oneAPI product Toolkits

oneAPI Goal

Modern Applications Demand Increased Processing

Diverse accelerators needed to meet today's performance requirements: 48% of developers target heterogeneous systems that use more than one kind of processor or core¹

Developer Challenges: Multiple Architectures, Vendors, and Programming Models

Open, Standards-based, Multiarchitecture Programming

Offload v.s. Heterogenous Computing

■ Offload

- Domain Specific Languages
- Modular, pluggable
- One size does not fit all
- Sparse and unstructured
- Distributed

ONEAPI Industry Initiative application Workloads Need Diverse Hardware Break the Chains of Proprietary Lock-in

Freedom to Make Your Best Choice

- C++ programming model for multiple architectures and vendors
- Cross-architecture code reuse for freedom from vendor lock-in

Realize all the Hardware Value

- Performance across CPU, GPUs, FPGAs, and other accelerators
- Expose and exploit cutting-edge features of the latest hardware

Develop & Deploy Software with Peace of Mind

- Open industry standards provide a safe, clear path to the future
- **•** Interoperable with familiar languages and programming models including Fortran, Python, OpenMP, and MPI
- Powerful libraries for acceleration of domain-specific functions

The productive, smart path to freedom for accelerated computing from the economic and technical burdens of proprietary programming models

oneAPI

7

Intel® Developer Tools Supporting oneAPI A complete set of proven tools expanded from CPU to accelerators

- Advanced compilers, libraries, and analysis, debug, and porting tools
- \blacksquare Full support for C, C++ with SYCL, Python, Fortran, MPI, OpenMP
- Intel® Advisor determines device target mix before you write your code
- Intel's compilers optimize code to take full advantage of multiarchitecture workload distribution.
- Intel® VTune™ Profiler analyzes hotspots to optimize code performance
- Intel AI tools support acceleration of major deep learning and machine learning frameworks

SYCL (C++)

Python

Fortran

OpenMP

Accelerating Choice with SYCL* Khronos Group Standard

- Open, standards-based
- Multiarchitecture performance
- Freedom from vendor lock-in
- Comparable performance to native CUDA on Nvidia GPUs
- Extension of widely used C++ language
- **Speed code migration via open source** [SYCLomatic](https://github.com/oneapi-src/SYCLomatic) or Intel®DPC++ Compatibility Tool

Architectures Intel | Nvidia | AMD CPU/GPU | RISC-V | ARM Mali | PowerVR | Xilinx

Configuration Details and Workload Setup: Intel® Xeon® Platinum 8360Y CPU @ 2.4GHz, 2 socket, Hyper Thread On, Turbo On, 256GB Hynix DDR4-3200, ucode 0xd000363. GPU: Nvidia A100 PCIe 80GB GPU memory. Software: SYCL open source/CLANG 17.0.0, CUDA SDK 12.0 with NVIDIA-NVCC 12.0.76, cuMath 12.0, cuDNN 12.0, Ubuntu 22.04.1. SYCL open source/CLANG compiler switches: -fscycl-targets=nvptx64-nvidia-cuda, NVIDIA NVCC compiler switches: -O3 –gencode arch=compute_80, code=sm_80. Represented workloads with Intel optimizations.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure. Performance varies by use, configuration, and other factors. Learn more at [www.Intel.com/PerformanceIndex.](http://www.intel.com/PerformanceIndex) Your costs and results may vary.

SYCL is a trademark of the Khronos Group Inc.

Testing Date: Performance results are based on testing by Intel as of April 15, 2023 and may not reflect all publicly available updates.

SYCLomatic: CUDA^{*} to SYCL^{*} Migration Made Easy

Choose where to run your software, don't let the software choose for you.

Open source SYCLomatic tool assists developers migrating code written in CUDA to C++ with SYCL, generating human readable code wherever possible

 \sim 90-95% of code typically migrates automatically¹

Inline comments are provided to help developers finish porting the application

Intel® DPC++ Compatibility Tool is Intel's implementation, available in the Intel® oneAPI Base Toolkit

[github.com/oneapi](github.com/oneapi-src/SYCLomatic)src/SYCLomatic

1 Intel estimates as of March 2023. Based on measurements on a set of 85 HPC benchmarks and samples, with examples like Rodinia, SHOC, PENNANT. Results may vary. *Other names and brands may be claimed as the property of others. SYCL is a trademark of the Khronos Group Inc.

Codeplay oneAPI Plug-ins for Nvidia* & AMD*

Support for Nvidia & AMD GPUs to Intel® oneAPI Base Toolkit

oneAPI for NVIDIA & AMD GPUs oneAPI for NVIDIA & AMD GPUs

- Free download of binary plugins to Intel® oneAPI DPC++/C++ Compiler: DPC++/C++ Compiler:
- Nvidia GPU Nvidia GPU
- AMD beta GPU
- No need to build from source!
- ► Two need to build from source:
■ Plug-ins updated quarterly in-sync with SYCL 2020 explanation quarterly in-synchrimed positions.

Priority Support Priority Support

- Available through Intel, Codeplay & our channel Available through Intel, Codeplay & our channel
- Requires Intel Priority Support for Intel® oneAPI DPC++/C++ Compiler DPC++/C++ Compiler
- Intel takes first call, Codeplay delivers backend Intel takes first call, Codeplay delivers backend support support
- Codeplay provides access to older plug-in versions Codeplay provides access to older plug-in versions

oneAPI Libraries

oneAPI Industry Momentum

These organizations support the oneAPI initiative for a single, unified programming model for cross-architecture development. It does not indicate any agreement to purchase or use of Intel's products. *Other names and brands may be claimed as the property of others.

oneAPI Commercial & Community Support Available

Priority Support for Intel® one API Toolkits

Every paid version of Intel® oneAPI Developer Toolkits includes Priority Support for that toolkit (Intel oneAPI Base, HPC, IOT, & Rendering Toolkits)

- **•** Direct, private interaction with Intel software support engineers
- Accelerated response time
- Access to—and support for—previous Intel products such as Fortran compiler versions, previous toolkit versions, and more
- Intel Technical Consulting Engineers for on-site or online training and consultation at a reduced cost

Free Community Support

- Support via the Intel public Community Forum
- Access to only the latest versions of oneAPI Toolkits
- Access to online tutorials and self-help forums

Maximize Your Performance

With Intel Developer Tools & Hardware Platforms

HPC & Data Center AI & Visualization

Embedded Systems & IoT

Details about Intel® oneAPI Toolkits Intel® oneAPI Base Toolkit Intel® oneAPI HPC Toolkit

Intel®oneAPI Base Toolkit Accelerate Data-centric Workloads

A core set of core tools and libraries for developing high-performance applications on Intel® CPUs, GPUs, and FPGAs.

Who Uses It?

- A broad range of developers across industries
- Add-on toolkit users since this is the base for all toolkits

Top Features/Benefits

- Data Parallel C++ compiler, library and analysis tools
- SYCLomatic / DPC++ Compatibility tool helps migrate CUDA code to C++ with SYCL
- **•** Python distribution includes accelerated scikit-learn, NumPy, SciPy libraries
- **•** Optimized performance libraries for threading, math, data analytics, deep learning, and video/image/signal processing

[Learn More & Download](https://www.intel.com/content/www/us/en/developer/tools/oneapi/overview.html#gs.iicfss)

Productive and Performant SYCL Compiler Intel®oneAPI DPC++/C++ Compiler

Uncompromised parallel programming productivity and performance across CPUs and accelerators

- Allows code reuse across hardware targets, while permitting custom tuning for a specific accelerator
- Open, cross-industry alternative to single architecture proprietary language

Khronos SYCL Standard

- Delivers C++ productivity benefits, using common and familiar C and C++ constructs
- Created by Khronos Group to support data parallelism and heterogeneous programming

Builds upon Intel's decades of experience in architecture and high-performance compilers

Analysis & Debug Tools

Get More from Diverse Hardware

Intel[®] oneAPI Tools for HPC Intel®oneAPI HPC Toolkit Deliver Fast Applications that Scale

What is it?

A toolkit that adds to the Intel®oneAPI Base Toolkit for building high-performance, scalable parallel code on C++, Fortran, SYCL, OpenMP & MPI from enterprise to cloud, and HPC to AI applications.

Who needs this product?

- OEMs/ISVs
- C++, Fortran, OpenMP, MPI Developers

Why is this important?

- Accelerate performance on Intel® Xeon® & Core™ processors & Intel accelerators
- Deliver fast, scalable, reliable parallel code with less effort built on industry standards

Intel® oneAPI Base & HPC Toolkits

[Learn More & Download](intel.com/oneAPI-HPCKit)

oneAPI Resources

<software.intel.com/oneapi>

Get Started

- **E** [software.intel.com/oneapi](https://software.intel.com/en-us/oneapi/training)
- **[Documentation](https://software.intel.com/en-us/oneapi/documentation) + dev guides**
- [Code Samples](https://github.com/oneapi-src/oneAPI-samples)
- **Intel[®] Developer Cloud**

Industry Initiative

- [oneAPI.io](oneapi.com)
- [oneAPI open Industry Specification](https://spec.oneapi.com/versions/latest/index.html)
- [Open-source Implementations](https://www.oneapi.com/open-source/)

Learn

- **[Training:](https://software.intel.com/en-us/oneapi/training) [Webinars](https://techdecoded.intel.io/webinar-registration/upcoming-webinars/) & courses**
- Intel[®] DevMesh [Innovator Projects](https://devmesh.intel.com/projects?sort=best&query=oneAPI)
- Summits & Workshops: Live & on-demand virtual workshops, community-led sessions
- **Training by certified one API experts worldwide for** HPC & AI

Ecosystem

- **Community Forums**
- Academic Programs: oneAPI Centers of Excellence: research, enabling code, curriculum, teaching

SYCL View of Heterogenous Computing Platform

Anatomy of a SYCL Application

Anatomy of a SYCL Application

}

```
std::vector<float> A(1024), B(1024), C(1024);
 {
       buffer bufA {A}, bufB {B}, bufC {C};
        queue q;
        q.submit([&](handler &h) {
            auto A = bufA.get_access(h, read_only);
            auto B = bufB.get_access(h, read_only);
            auto C = bufC.get_access(h, write_only);
            h.parallel_for(1024, [=](auto i){
               C[i] = A[i] + B[i]; });
        });
 }
 for (int i = 0; i < 1024; i++)
```
Buffers creation via host vectors/pointers

Buffers encapsulate data in a SYCL application

• Across both devices and host!

```
 std::cout << "C[" << i << "] = " << C[i] << std::endl;
```
}

```
std::vector<float> A(1024), B(1024), C(1024);
 {
        buffer bufA {A}, bufB {B}, bufC {C};
        queue q;
        q.submit([&](handler &h) {
            auto A = bufA.get_access(h, read_only);
            auto B = bufB.get_access(h, read_only);
            auto C = bufC.get_access(h, write_only);
            h.parallel_for(1024, [=](auto i){
                C[i] = A[i] + B[i];
            });
        });
 }
for (int i = 0; i < 1024; i++)
         std::cout << "C[" << i << "] = " << C[i] << std::endl;
```
- A queue submits command groups to be executed by the SYCL runtime
- Queue is a mechanism where work is submitted to a device.

```
Developer Software Engineering Intel Confidential Software @ Intel 27
```
}

```
std::vector<float> A(1024), B(1024), C(1024);
 {
        buffer bufA {A}, bufB {B}, bufC {C};
        queue q;
        q.submit([&](handler &h) {
             auto A = bufA.get_access(h, read_only);
             auto B = bufB.get_access(h, read_only);
             auto C = bufC.get_access(h, write_only);
             h.parallel_for(1024, [=](auto i){
                C[i] = A[i] + B[i]; });
         });
 }
 for (int i = 0; i < 1024; i++)
          std::cout << "C[" << i << "] = " << C[i] << std::endl; 
                                                            • Accessors creation
                                                              • Mechanism to access 
                                                              buffer data
                                                            • Create data dependencies 
                                                              in the SYCL graph that 
                                                              order kernel executions
```
}

```
std::vector<float> A(1024), B(1024), C(1024);
 {
        buffer bufA {A}, bufB {B}, bufC {C};
        queue q;
        q.submit([&](handler &h) {
             auto A = bufA.get_access(h, read_only);
             auto B = bufB.get_access(h, read_only);
             auto C = bufC.get_access(h, write_only);
             h.parallel_for(1024, [=](auto i){
                C[i] = A[i] + B[i]; );
         });
 }
 for (int i = 0; i < 1024; i++)
                                        range<1>{1024} id<1>
                                                           • Vector addition kernel 
                                                              enqueues a parallel_for task.
                                                           • Pass a function 
                                                             object/lambda to be 
                                                              executed by each work-item
```
 std::cout << "C[" << i << "] = " << C[i] << std::endl;

Host-side Memory Model – Unified Shared Memory

Notices & Disclaimers

Performance varies by use, configuration and other factors. Learn more at [www.Intel.com/PerformanceIndex](http://www.intel.com/PerformanceIndex). Results may vary.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Texas Advanced Computing Center (TACC) Frontera references

Article: *[HPCWire: Visualization & Filesystem Use Cases Show Value of Large Memory Fat Notes on Frontera](https://www.hpcwire.com/2021/02/02/visualization-and-fs-use-cases-show-value-of-large-memory-fat-nodes-on-frontera/)*. www.intel.com/content/dam/support/us/en/documents/memory-and-storage/data-center-persistent-mem/Intel-Optane-DC-Persistent-Memory-Quick-Start-Guide.pdf software.intel.com/content/www/us/en/develop/articles/introduction-to-programming-with-persistent-memory-from-intel.html wreda.github.io/papers/assise-osdi20.pdf

KFBIO

KFBIO m. tuberculosis screening detectron2 model throughput performance on 2nd Intel® Xeon® Gold 6252 processor: NEW: Test 1 (single instance with PyTorch 1.6: Tested by Intel as of 5/22/2020. 2-socket 2nd Gen Intel® Xeon® Processor, 24 cores, HT On, Turbo ON, Total Memory 192 GB (12 slots/16 GB/2666 MHz), BIOS: SSE5C620.86B.02.01.0008.031920191559 (ucode: 0x500002c), Ubuntu 18.04.4 LTS, kernel 5.3.0-51-generic, mitigated Test 2 (24 instance PyTorch 1.6: Tested by Intel as of 5/22/2020. 2-socket 2nd Gen Intel Xeon Gold 6252 Processor, 24 cores, HT On, Turbo ON, Total Memory 192 GB (12 slots/16 GB/2666 MHz), BIOS: SSE5C620.86B.02.01.0008.031920191559 (ucode: Ox500002c), Ubuntu 18.04.4 LTS, kernel 5.3.0-51-generic, mitigated BASELINE: (single instance with PyTorch 1.4): Tested by Intel as of 5/22/2020. 2-socket 2nd Gen Intel Xeon Gold 6252 Processor, 24 cores, HT On, Turbo ON, 192 GB (12 slots/16 GB/2666 MHz), BIOS: SSE5C620.86B.02.01.0008.031920191559 (ucode: 0x500002c), Ubuntu 18.04.4 LTS, kernel 5.3.0-51-generic, mitigated.

Tangent Studios

Configurations for Render Times with Intel® Embree, testing conducted by Tangent Animation Labs. Render farm: 8x Intel® Core™ processors +hyperthread*2 + 128gig. In-office workstations: Intel® Xeon® processors HP blade c7 HP460 gen8 blades - 2x Intel Xeon E5-2650 V2, Eight Core 2.6GHz-128GB. Software: Blender 2.78 with custom build using Intel® Embree. For more information on Tangent's work with Embree, watch this video: www.youtube.com/watch?time_continue=251&v=_2Ia4h8q3xs&feature=emb_logo

Recreation of the performance numbers can be recreated using Agent327, Blender and Embree.

Chaos Group - Up to 90% Memory Reduction for Displacement

Testing conducted by Chaos Group with Intel® Embree 2020. Software Corona Renderer 5 with Intel Embree. Up to 90% memory reduction calculated using Corona Renderer 5 with regular displacement grids per triangle of 154 byte Corona Renderer 5 with Intel Embree, which has a displacement capability grid of 12 bytes per grid triangle. (12/154 = 7.8% usage or >90% memory reduction.) Recreation of the performance numbers can be accomplished using C Renderer 5 and Embree. For more information, visit the Corona Renderer Blog: blog.corona-renderer.com/corona-renderer-5-for-3ds-max-released/

The Addams Family 2 - Gained a 10% to 20%—and sometimes 25%—efficiency in rendering, saving thousands of hours in rendering production time.

Testing Date: Results are based on data conducted by Cinesite 2020-21. 10% to up to 25% rendering efficiency/thousands of hours saved in rendering production time/15 hrs per frame per shot to 12-13 hrs. Cinesite Configuration: 18-core Intel® Xeon® Scalable processors (W-2295) used in render farm, 2nd gen Intel Xeon processor-based workstations (W-2135 and -2195) used. Rendering tools: Gaffer, Arnold, along with optimizati Image Denoise.

Your costs and results may vary.

Intel technologies may require enabled hardware, software or service activation.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

© Intel Corporation. Intel, the Intel logo, Xeon, Core, VTune, OpenVINO, Agilex, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

赵鹏:基于oneAPI的异构计算与问题求解 ³²

oneAPI Essentials

SYCL Program Structure

Learn about SYCL Program Structure, important SYCL Classes and Buffer Memory Model in SYCL

Learning Objectives

- Explain the SYCL fundamental classes
- Use device selection to offload kernel workloads
- Decide when to use basic parallel kernels and ND-Range kernels
- Understand various ways to synchronize data between host and device with using buffer memory model
- Write a complete SYCL program that offload computation to accelerator device

oneAPIs implementation of SYCL

- oneAPIs implementation of SYCL (DPC++)
	- = C++ and SYCL* standard and extensions
- Based on modern C++
- C++ productivity benefits and familiar constructs

Standards-based, cross-architecture

■ Incorporates the SYCL standard for data parallelism and heterogeneous programming

Extends SYCL* standard

Enhance Productivity

- Simple things should be simple to express
- Reduce verbosity and programmer burden

Enhance Performance

- Give programmers control over program execution
- Enable hardware-specific features

Fast-moving open collaboration feeding into the SYCL* standard

- Open source implementation with goal of upstream LLVM
- extensions aim to become core SYCL*, or Khronos* extensions

A Complete SYCL Program

}

Single source

• Host code and heterogeneous accelerator kernels can be mixed in same source files

Familiar C++

• Library constructs add functionality, such as:

#include <CL/sycl.hpp> constexpr int N=16; using namespace sycl; int main() { queue q; $int *data = malloc_shared_{int}(N, q);$ q.parallel_for(N , $[=]($ auto i) { data $[i] = i;$ }).wait(); for (int i=0; i<N; i++) std::cout << data[i] << "\n"; free(data, q); return 0; Accelerator device code

SYCL Classes

Device

- The device class represents the capabilities of the accelerators in a oneAPI system.
- The device class contains member functions for querying information about the device, which is useful for DPC++ programs where multiple devices are created.
- The function get info gives information about the device:
	- Name, vendor, and version of the device
	- The local and global work item IDs
	- Width for built in types, clock frequency, cache width and sizes, online or offline

Device Selector

- The device selector class enables the runtime selection of a particular device to execute kernels based upon user-provided heuristics.
- The following code sample shows use of the standard device selectors (default selector, cpu selector, gpu selector...) and a derived device selector

```
default selector selector;
// host_selector selector;
// cpu_selector selector;
// gpu_selector selector;
queue q(selector);
std::cout << "Device: " << q.get device().get info<info::device::name>() << std::endl;
```
Queue

- A queue submits command groups to be executed by the SYCL runtime
- Queue is a mechanism where work is submitted to a device.
- A Queue map to one device and multiple queues can be mapped to the same device.

Choosing Where Device Kernels Run

Work is submitted to queues

- Each queue is associated with exactly one device (e.g. a specific GPU or FPGA)
- You can:
	- Decide which device a queue is associated with (if you want)
	- Have as many queues as desired for dispatching work in heterogeneous systems

Kernel

- The kernel class encapsulates methods and data for executing code on the device when a command group is instantiated
- Kernel object is not explicitly constructed by the user
- Kernel object is constructed when a kernel dispatch function, such as parallel for, is called

```
q.submit([&](handler& h) {
 [h.parallel_for(range{1}{N}, [-](id{1}{N})]A[i] = B[i] + C[i]),});
});
```
DPC++ language and runtime

- DPC++ language and runtime consists of a set of C++ classes, templates, and libraries
- Application scope and command group scope :
	- Code that executes on the host
	- The full capabilities of C++ are available at application and command group scope
- Kernel scope:
	- Code that executes on the device.
	- At kernel scope there are limitations in accepted C++

Parallel Kernels

- Parallel Kernel allows multiple instances of an operation to execute in parallel.
- Useful to offload parallel execution of a basic for-loop in which each iteration is completely independent and in any order.
- Parallel kernels are expressed using the parallel for function

```
for(int i=0; i < 1024; i++){
    a[i] = b[i] + c[i];});
```
for-loop in CPU application CPU application **CPU** application **CPU** and **CPU** application **CPU** and **CPU** an

```
h.parallel_for(range<1>(1024), [=](id<1> i){
   A[i] = B[i] + C[i];});
```
Basic Parallel Kernels

});

The functionality of basic parallel kernels is exposed via range, id and item classes

- range class is used to describe the iteration space of parallel execution
- id class is used to index an individual instance of a kernel in a parallel execution
- item class represents an individual instance of a kernel function, exposes additional functions to query properties of the execution range

h.parallel_for(r ange<1>(1024), $[-]$ (id <1> idx){ // CODE THAT RUNS ON DEVICE

h.parallel_for(r ange<1>(1024), [=]($\frac{1}{r}$ tem<1> item){ auto idx = item.get $id()$; auto $R = item.get_range()$; // CODE THAT RUNS ON DEVICE });

ND-Range Kernels

Basic Parallel Kernels are easy way to parallelize a for-loop but does not allow performance optimization at hardware level.

ND-Range kernel is another way to expresses parallelism which enable low level performance tuning by providing access to local memory and mapping executions to compute units on hardware.

- The entire iteration space is divided into smaller groups called work-groups, work-items within a workgroup are scheduled on a single compute unit on hardware.
- The grouping of kernel executions into work-groups will allow control of resource usage and load balance work distribution.

ND-Range Kernels

The functionality of nd range kernels is exposed via nd range and nd item. classes

- Ind range class represents a grouped execution range using global execution range and the local execution range of each work-group.
- nd item class represents an individual instance of a kernel function and allows to query for work-group range and index.

Memory Models

SYCL programs can either use a pointer-based memory model called Unified Shared Memory or can use Buffer-Accessor memory model

- Unified Shared Memory pointer-based memory model to access data on host and device
- Buffer Memory Model defines shared array of one, two or three dimensions that can be used by the SYCL kernel and has to be accessed using accessor classes

Unified Shared Memory

Unified Shared Memory enables accessing memory on the host and device with same pointer reference

Buffer Memory Model

Buffers: Encapsulate data in a SYCL application

• Across both devices and host!

Accessors: Mechanism to access buffer data

• Create data dependencies in the SYCL graph that order kernel executions

queue q; std::vector<int> v(N, 10); { buffer $buf(\nu)$; q.submit([&](handler& h) { \blacktriangleright accessor a(buf, h , write_only); h.parallel_for(N, $[=](auto i) { a[i] = i; }$); }); } for (int i = 0; i < N; i++) std::cout << v[i] << " ";

SYCL Code Anatomy

- SYCL programs require the include of CL/sycl.hpp
- It is recommended to employ the namespace statement to save typing repeated references into the sycl namespace

#include <CL/sycl.hpp>

using namespace sycl;

SYCL Code Anatomy

Custom Device Selector

The following code shows derived device selector that employs a device selector heuristic. The selected device prioritizes a GPU device because the integer rating returned is higher than for CPU or other accelerator.

```
#include <CL/sycl.hpp>
using namespace cl::sycl;
class my device selector : public device selector {
public:
   int operator()(const device& dev) const override {
   int rating = 0;
   if (dev.is gpu() & (dev.get info<info::device::name>().find("Intel") != std::string::npos))
      rating = 3;
   else if (\text{dev.is\_gpu}()) rating = 2;
   else if (dev.is_cpu()) rating = 1;
    return rating;
  };
};
int main() {
 my device selector selector;
  queue q(selector);
 std::cout << "Device: " << q.get device().get info<info::device::name>() << std::endl;
  return 0;
}
```
Asynchronous Execution

Think of a SYCL application as two parts:

- 1. Host code
- 2. The graph of kernel executions

These execute independently, except at synchronizing operations

- The host code submits work to build the graph (and can do compute work itself)
- The graph of kernel executions and data movements executes asynchronously from host code, managed by the SYCL runtime

Asynchronous Execution

Implicit dependency between kernels

Host Accessors

- An accessor which uses host buffer access target
- Created outside of command group scope
- The data that this gives access to will be available on the host
- Used to synchronize the data back to the host by constructing the host accessor objects

Synchronization – Host Accessors

```
#include <CL/sycl.hpp>
using namespace sycl;
constexpr int N = 16;
```

```
int main() {
  std::vector<double> v(N, 10);
  queue q;
```

```
buffer buf(v);
q.submit([&](handler& h) {
   accessor a(buf, h)
  h.parallel_for(N, [=](auto i) {
    a[i] -= 2;
 });
});
```

```
host_accessor b(buf, read_only);
for (int i = 0; i < N; i++)std::cout \langle \cdot \rangle b[i] \langle \cdot \rangle "\n";
return 0;
```
Buffer takes ownership of the data stored in vector.

Creating host accessor is a blocking call and will only return after all enqueued kernels that modify the same buffer in any queue completes execution and the data is available to the host via this host accessor.

}

Synchronization – Buffer Destruction

```
#include <CL/sycl.hpp>
 using namespace sycl;
 constexpr int N=16;
```

```
 void dpcpp_code(std::vector<double> &v, queue &q){
   buffer buf(v);
   q.submit([&](handler& h) {
       accessor a(buf, h);
      h.parallel for(N, [=](auto i) {
        a[i] -= 2;
      });
    });
\vert \}
```

```
 int main() {
    std::vector<double> v(N, 10);
    queue q;
    dpcpp\_code(v,q);for (int i = 0; i < N; i++)
          std::cout \langle \langle v[i] \rangle \langle \langle \rangle |n";
    return 0;
 }
```
Buffer creation happens within a separate function scope.

When execution advances beyond this function scope, buffer destructor is invoked which relinquishes the ownership of data and copies back the data to the host memory.

Inlel.